





Risk Factors


The above statements and any others in this document that refer to plans and expectations for the first quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Many factors could affect Intel's actual results or differ materially from the corporation's expectations. Current expectations to differ materially from these expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the corporation's expectations. Current uncertainty in global economic conditions pose a risk to the overall economy as consumers and businesses may defer purchases in response to tighter credit and negative financial news, which could negatively affect product demand and other related matters. Consequently, demand could be different from Intel's expectations due to factors including changes in business and economic conditions, including conditions in the credit market that could affect consumer confidence: customer acceptance of Intel's and competitors' products; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to forecast. Revenue and the gross margin percentage are affected by the timing of new Intel product introductions and the demand for and market acceptance of Intel's response to such actions; and thany supplier to remone the synt term of products; and the availability of sufficient supply of components from suppliers to meet demand. The gross margin percentage could vary significantly from expectations based on changes in revenue levels; capacity utilization; excess or obsolete inventory; product mix and pricing; variations in inventory valuation, including variations related to the timing of qualifying products; of sale; manufacturing yields; changes in unit costs














































































121,000 (78,6%) 82,206,000 (99,7%) 100,009 (10,0%) 1,000 (1,9%) 32,000 (1,1%) 10(1/A) 85,930,000 (99,7%) 1,288,000 (98,9%) 7,000 (4,5%) 157,000 (0.2%) 200,00 (1,0%) 3,000 (1,9%) 32,000 (1,1%) 0 (1/A) 157,000 (0.2%) 120,000 (8,9%) 5,000 (1,5%) 1,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 2,000 (0.1%) 0 (0.0%) 1,000 (0.2%) 0 (0.0%) 1,000 (0.6%) 9,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 2,000 (0.1%) 5,000 (0.3%) 0 (1/A) 15,000 (0.0%) 1,000 (0.7%) 0 (0.0%) 1,000 (0.6%) 1,000 (0.2%) 0 (0.0%) 2,000 (0.1%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 10,000 (0.1%) 0 (0.0%) 10,000 (0.1%) 10,000 (0.1%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 1,000 (0.1%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1	Unkno…urce	>>	On Core 🛛 😕	Local LLC	>> Remo	te LLC 🔉	Local DRAM	>> Rer	note DRAM	» Une	Local Home	Remote Home
25,000 (16.2%) 1,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 2,000 (0.1%) 2,000 (0.1%) 1,000 (0.0%) 0 (0.0%) 0 (0.0%) 15,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 4,000 (0.3%) 8,000 (0.3%) 0 (0.0%) 16,000 (0.0%) 10,000 (0.2%) 0 (0.0%) 1,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 2,000 (1.1%) 5,000 (0.3%) 0 (0.0%) 16,000 (0.0%) 13,000 (0.2%) 0 (0.0%) 1,000 (0.2%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 1,000 (0.1%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) <td>121,000 (78</td> <td>.6%)</td> <td>82,206,000 (99.7%)</td> <td></td> <td></td> <td></td> <td>1,558,000 (97.4</td> <td>%) 2,9</td> <td>43,000 (98.3</td> <td>%) 0 (N/A)</td> <td>85,930,000 (99.7%)</td> <td>1,288,000 (89.8%)</td>	121,000 (78	.6%)	82,206,000 (99.7%)				1,558,000 (97.4	%) 2,9	43,000 (98.3	%) 0 (N/A)	85,930,000 (99.7%)	1,288,000 (89.8%)
0 0.0.9% 15,000 0.0.9% 1,000 0.2.9% 0 0.0.9% 4,000 0.3.9% 0 0.0.9% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.7% 10,000 0.0.2% 0 0.0.7% 2,000 0.0.2% 0 0.0.7% 2,000 0.0.2% 0 0.0.0% 1,000 0.0.2% 0 0.0.0% 1,000 0.0.2% 0 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 1,000 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.0.0% 0 0.	7,000 (4	.5%)	187,000 (0.2%)			0 (100.0%)	30,000 (1.9	1%)	32,000 (1.1	%) 0 (N/A)	167,000 (0.2%)	120,000 (8.4%)
1,000 (0.6%) 9,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 2,000 (0.1%) 5,000 (0.2%) 0 (N/A) 16,000 (0.0%) 2,000 (0.1%) 0 (0.0%) 1,000 (0.0%) 11,000 (0.2%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 0 (N/A) 0 (0.0%) 13,000 (0.0%) 13,000 (0.9%) 0 (0.0%) 1,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 1,000 (0.1%) 0 (0.0%) 0 (N/A) 6,000 (0.0%) 1,000 (0.9%) 0 (0.0%) <td< td=""><td>25,000 (16</td><td>.2%)</td><td>1,000 (0.0%)</td><td>1,000 (2</td><td>%)</td><td>0 (0.0%)</td><td>2,000 (0.1</td><td>.%)</td><td>2,000 (0.1</td><td>%) 0 (N/A)</td><td>31,000 (0.0%)</td><td>0 (0.0%)</td></td<>	25,000 (16	.2%)	1,000 (0.0%)	1,000 (2	%)	0 (0.0%)	2,000 (0.1	.%)	2,000 (0.1	%) 0 (N/A)	31,000 (0.0%)	0 (0.0%)
0 0.000 (0.0%) 11,000 (2.6%) 0.000 (0.1%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 13,000 (0.9%) 0 0.0.0%) 1,000 (0.0%) 1,000 (0.2%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 1,000 (0.1%) 4,000 (0.1%) 0 (0.0%) 1,000 (0.0%) 1,000 (0.0%) 1,000 (0.1%) 0 (0.0%)	0 (0	.0%)	15,000 (0.0%)	1,000 (0.2	2/07						18,000 (0.0%)	10,000 (0.7%)
0 0.000 0.0	1,000 (0	.6%)	9,000 (0.0%)	1,000 (0.2	%)		2,000 (0.1	.%)	5,000 (0.2	%) 0 (N/A)	16,000 (0.0%)	2,000 (0.1%)
0 (0.0%) Remote DRAM N 156,000 (96.3%) 137,450,000 (32.5%) 87,055,000 (27.1%) 1,616,400,000 (42.8%) 155,880,000 (57.6%) 52,000 (25.0%) 466,372,000 (55.3%) 19,908,000 (58.9%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 0 (0.0%) 136,800,000 (22.8%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0	0 (0	.0%)	1,000 (0.0%)	11,000 (2.6	%)	0 (0.0%)	1,000 (0.1	.%)	0 (0.0	%) 0 (N/A)	0 (0.0%)	13,000 (0.9%)
University On Core Concore Remote DRAM Remote DR			1,000 (0.0%)	1,000 (0.2	%)						6,000 (0.0%)	1,000 (0.1%)
Image: Note: 1.55	0 (0	.0%)	0 (0.0%)	0 (0.0	%)	0 (0.0%)	1,000 (2)	9/0)	0 (0.0	%) 0 (N/A)	1,000 (0.0%)	0 (0.0%)
Image: Note: 1.55												
IMEM_INCTLESPED_15 MEM_INCTLESPED_16 MEM_INGD_RETIRED_12 + IT Image: Constraint of the constrai	Unknurce		On Core				«	Local LLC		Remote LLC	Local DRAM	Remote DRAM
0 (0.0%) 160,680,000 (11.5%) 12,965,000 (14.5%) 12,35,400,000 (33.5%) 35,388,000 (15.5%) 40,000 (19.2%) 136,442,000 (19.1%) 7,728,000 (22.8%) 0 (0.0%) 458,860,000 (55.%) 138,020,000 (42.9%) 63,800,000 (0.7%) 24,24,000 (13.5%) 10,00% 37,768,000 (23.5%) 30,000 (0.1%) 0 (0.0%) 128,250,000 (55.%) 42,338,000 (13.2%) 25,200,000 (0.7%) 844,000 (0.5%) 0.00.9% 0 (0.0%) 0 (0.0%) 0 (0.0%) 0 (0.0%) 3,223,000 (1.5%) 3,120,000 (5.2%) 0 (0.0%) 22,320,000 (1.5%) 3,280,000 (0.5%) 3,280,000 (0.5%) 3,280,000 (0.5%) 3,280,000 (0.5%) 2,200 (0.1%) 2,200 (0.1%) 2,200 (0.1%) 2,200 (0.1%) 2,200 (0.1%) 2,200 (0.1%) 2,200 (0.1%) <t< td=""><td></td><td></td><td>MEM_INSTESHOLD_16</td><td>MEM_INSTES</td><td>HOLD_64</td><td>MEM_LOAD_</td><td>RETIRED.L2_HIT</td><td></td><td>"</td><td>· · · · ·</td><td>· · · · · · · · · · · · · · · · · · ·</td><td>"</td></t<>			MEM_INSTESHOLD_16	MEM_INSTES	HOLD_64	MEM_LOAD_	RETIRED.L2_HIT		"	· · · · ·	· · · · · · · · · · · · · · · · · · ·	"
0 (0.0%) 458,860,000 (34.1%) 138,020,000 (42.9%) 63,800,000 (1.7%) 2,424,000 (1.3%) 10,000 (4.8%) 37,768,000 (5.3%) 30,000 (0.1%) 0 (0.0%) 128,250,000 (9.5%) 42,338,000 (13.2%) 25,200,000 (0.7%) 884,000 (0.5%) 0 (0.0%) 14,065,000 (2.0%) 0 (0.0%) 0 (0.0%) 7,660,000 (0.6%) 1,114,000 (0.3%) 198,000,000 (5.2%) 9/42,400 (5.2%) 0 (0.0%) 23,22,000 (4.1%) 3,120,000 (5.2%) 0 (0.0%) 7,660,000 (0.6%) 1,117,000 (0.4%) 171,200,000 (4.5%) 7,642,000 (4.2%) 0 (0.0%) 24,269,000 (5.7%) 24,280,000 (5.7%) 24,280,000 (5.7%) 7,56,	158,000 (96	.3%)	437.450,000 (32.5%	a) 87,056,00	0 (27.1%)	1,616	,400,000 (42.8%)	122,000	000 (67.6%)	52,000 (25.0%) 466,372,000 (65.3%)	19,908,000 (58.9%)
0 (0.0%) 128,250,000 (9.5%) 42,338,000 (13.2%) 25,200,000 (0.7%) 884,000 (0.5%) 0 (0.0%) 14,086,000 (2.0%) 0 (0.0%) 0 (0.0%) 7,600,000 (6.6%) 1,114,000 (0.3%) 198,000,000 (5.2%) 9,424,000 (5.2%) 0 (0.0%) 24,252,000 (1.4%) 3,120,000 (5.2%) 0 (0.0%) 7,660,000 (0.6%) 1,170,000 (0.4%) 171,200,000 (4.5%) 7,642,000 (4.2%) 0 (0.0%) 24,269,000 (5.3%) 2,280,000 (5.7%) 6,000 (7.3%) 1,480,000 (0.1%) 258,000 (0.1%) 2,800,000 (0.1%) 2,800,000 (1.3%) 3,980,000 (0.6%) 7,260,00 (2.0%) 0 (0.0%) 19,360,000 (1.4%) 484,000 (0.2%) 0 (0.0%) 60,000 (0.0%) 3,980,000 (0.1%) 22,000 (0.1%)	0 (0	.0%)	160,680,000 (11.9%)) 10,010,0		1,200	,400,000 (33.3%)	35,388	.000 (19.5%)	40,000 (19.2%) 136,442,000 (19.1%)	7,728,000 (22.8%)
0 (0.0%) 7,600,000 (0.6%) 1,114,000 (0.3%) 196,000,000 (5.2%) 9,424,000 (5.2%) 0 (0.0%) 29,232,000 (4.1%) 3,120,000 (5.2%) 0 (0.0%) 7,560,000 (0.6%) 1,170,000 (0.4%) 171,200,000 (5.2%) 7,642,000 (4.2%) 0 (0.0%) 24,656,000 (5.7%) 6,000 (3.7%) 1,480,000 (0.4%) 288,000 (0.1%) 288,000 (0.1%) 2,400,000 (6.1%) 3,980,000 (0.6%) 726,000 (21%) 0 (0.0%) 19,560,000 (1.4%) 2484,000 (0.2%) 0 (0.0%) 64,000 (0.1%) 2,2000 (1.4%) 220,000 (1.4%)	0 (0	.0%)	458,860,000 (34.1%) 138,020,00	0 (42.9%)	6	3,800,000 (1.7%)	2,42	4,000 (1.3%)	10,000 (4.8%) 37,768,000 (5.3%)	30,000 (0.1%)
0 (0.0%) 7,660,000 (0.6%) 1,170,000 (0.4%) 171,200,000 (4.5%) 7,642,000 (4.2%) 0 (0.0%) 24,696,000 (3.5%) 2,280,000 (6.7%) 6,000 (3.7%) 1,480,000 (0.1%) 298,000 (0.1%) 2,800,000 (0.1%) 2,438,000 (1.3%) 86,000 (41.3%) 3,980,000 (0.6%) 726,000 (2.1%) 0 (0.0%) 19,360,000 (1.4%) 484,000 (0.2%) 0 (0.0%) 64,000 (0.0%) 0 (0.0%) 604,000 (0.1%) 22,000 (0.1%)	0 (0	.0%)	128,250,000 (9.5%) 42,338,00	0 (13.2%)	2	5,200,000 (0.7%)	88	4,000 (0.5%)	0 (0.0%) 14,086,000 (2.0%)	0 (0.0%)
6,000 (3.7%) 1,480,000 (0.1%) 298,000 (0.1%) 2,800,000 (0.1%) 2,438,000 (1.3%) 86,000 (41.3%) 3,980,000 (0.6%) 726,000 (2.1%) 0 (0.0%) 19,360,000 (1.4%) 484,000 (0.2%) 0 (0.0%) 64,000 (0.0%) 0 (0.0%) 604,000 (0.1%) 22,000 (0.1%)	0 (0	.0%)	7,600,000 (0.6%) 1,114,0	00 (0.3%)	19	8,000,000 (5.2%)	9,42	4,000 (5.2%)	0 (0.0%) 29,232,000 (4.1%)	3,120,000 (9.2%)
0 (0.0%) 19,360,000 (1.4%) 484,000 (0.2%) 0 (0.0%) 64,000 (0.0%) 0 (0.0%) 604,000 (0.1%) 22,000 (0.1%)	0 (0	.0%)	7,660,000 (0.6%	a) 1,170,0	00 (0.4%)	17	1,200,000 (4.5%)	7,64	2,000 (4.2%)	0 (0.0%) 24,696,000 (3.5%)	2,280,000 (6.7%)
	6,000 (3	.7%)	1,480,000 (0.1%	a) 298,0	00 (0.1%)		2,800,000 (0.1%)	2,43	8,000 (1.3%)	86,000 (41.3%) 3,980,000 (0.6%)	726,000 (2.1%)
0 (0.0%) 800,000 (0.1%) 238,000 (0.1%) 0 (0.0%) 64,000 (0.0%) 0 (0.0%) 734,000 (0.1%) 0 (0.0%)			19,360,000 (1.4%	a) 484,0	00 (0.2%)		0 (0.0%)	6	4,000 (0.0%)	0 (0.0%	604,000 (0.1%)	22,000 (0.1%)
	0 (0	.0%)	800,000 (0.1%	a) 238,0	00 (0.1%)		0 (0.0%)	6	4,000 (0.0%)	0 (0.0%) 734,000 (0.1%)	0 (0.0%)
Simplifies Data Source Hierarchy			Si	mplif		Dat	a Soi	Irc	e Hi	erar	chy	



























































Me • Offcore_		Access: Off-core Access	
	•		
– "um	asks" set v	vith MSRs 1a6	
	Bit position	Description	1
Request	0	Demand Data Rd = DCU reads (includes partials, DCU Prefetch)	
Туре	1	Demand RFO = DCU RFOs	1
	2	Demand Ifetch = IFU Fetches	1
	3	Writeback = MLC_EVICT/DCUWB	
	4	PF Data Rd = MPL Reads	
	5	PF RFO = MPL RFOs	
	6	PF Ifetch = MPL Fetches	
	7	OTHER	
Response	8	LLC_HIT_UNCORE_HIT	
Туре	9	LLC_HIT_OTHER_CORE_HIT_SNP	
	10	LLC_HIT_OTHER_CORE_HITM	
	11	LLC_MISS_REMOTE_HIT_SCRUB	1
	12	LLC_MISS_REMOTE_FWD	
	13	LLC_MISS_REMOTE_DRAM	1
	14	LLC_MISS_LOCAL_DRAM	1
	15	IO_CSR_MMIO	
			(inte


Request Type	MSR Encoding	Response Type	MSR Encoding
ANY_DATA	xx11	ANY_CACHE_DRAM	7Fxx
ANY_IFETCH	xx44	ANY_DRAM	60xx
ANY_REQUEST	xxFF	ANY_LLC_MISS	F8xx
ANY_RFO	xx22	ANY_LOCATION	FFxx
COREWB	xx08	IO_CSR_MMIO	80xx
DATA_IFETCH	xx77	LLC_HIT_NO_OTHER_CORE	01xx
DATA IN	xx33	LLC_OTHER_CORE_HIT	02xx
DEMAND DATA	xx03	LLC_OTHER_CORE_HITM	04xx
-		LCOAL_CACHE	07xx
DEMAND_DATA_RD	xx01	LOCAL_CACHE_DRAM	47xx
DEMAND_IFETCH	xx04	LOCAL_DRAM	40xx
DEMAND_RFO	xx02	REMOTE_CACHE	18xx
OTHER	xx80	REMOTE_CACHE_DRAM	38xx
PF_DATA	xx30	REMOTE_CACHE_HIT	10xx
PF_DATA_RD	xx10	REMOTE_CACHE_HITM	08xx
PF_IFETCH	xx40	REMOTE_DRAM	20xx
PF_RFO	xx20	 cal stores counted by 0200	







A NHM Sock		Caching Agent and a
Cores		Cores
Uncore		Uncore
L Caching C Agent	Q PI	Q Caching L P Agent C
Home Agent		Home Agent
	Socket 1	Socket 2
		(intel)










Uncore Opcode Match eve • Match address, opcode using an MSR – 37 bit address match – 8 bit opcode match	ents	
Event	Event code	Umask
UNC_ADDR_OPCODE_MATCH.IOH_REQUEST_TRACKER	35	01
UNC_ADDR_OPCODE_MATCH.REMOTE_CORES_REQUEST_TRACKER	35	02
UNC_ADDR_OPCODE_MATCH.LOCAL_CORES_REQUEST_TRACKER	35	04
 Local Home data read, remote LLC hit Ev=35, umask = 2, opcode = RspFwdS = 0001 1010, opc Local Home data read, remote LLC hitm Ev=35, umask = 2, opcode = RspIWb = 0001 1101, opco RFO and perhaps other cases also (E->E problematical ending of the second end ending of the second end ending of the second ending of the second ending of the second end end end end end end end end end e	de only	
		intel







PEBS Bas	sic Events
Mechanism:	
 counter overflow arms PEBS 	instr_retired
– Next event gets	ITLB_MISS_RETIRED
captured and raises	uops_retired
– PEBS mechanism	br_instr_retired
captures architectural	
state information at completion of critical	ssex_uops_retired
instruction	other_assists
Including EIP (+1), even when OS defers	fp_assists
PMI	<pre>mem_instr_retired.loads (0B,umask=0)</pre>
 Accurate inst_retired profile 	<pre>mem_instr_retired.stores (0B, umask=1)</pre>



 Trigger on data Except for 			capture address
Identify LLC	and D	TLB loa	d miss
 Precise loa prefetch 	ad event	ts do not	include DCU prefetch/ L2
Name	Event	Umask	Umask_name
mem_load_retired	0xcb	0	L1D_HIT
		1	L2_HIT
		2	LLC_HIT_UNSHARED
		3	OTHER_CORE_L2_HIT_HITM
	<u> </u>	4	LLC_MISS
		6	HIT_LFB
		7	DTLB MISS*

Precise Uncore Response


• Load response from LLC, another core, local DRAM, remote socket, remote DRAM and IO


Name	Event	Umask	Umask_name
mem_uncore_retired	0x0f	2	OTHER_CORE_L2_HITM
		3	REMOTE_CACHE_ LOCAL_HOME_HIT
		5	LOCAL_DRAM
		6	REMOTE_DRAM
		7	10


Precise Events can be Organized as a NUMA/Data Source Hierarchy


Data Source	Source Level	Hierarchy	NUMA Hierarchy
L1D_hit	_		
L2D_hit	on_core		
LLC_hit_simple			
LLC_hit_shared			
LLC_hit_hitm	Local LLC		Local/ Remote Home
Local_Dram	Dram	On Socket	Local Home
Remote_LLC_hit_clean			
Remote_LLC_hit_hitm	Remote LLC		Remote/ Local Home
Remote_dram	Dram	Off Socket	Remote Home





























Branch Filtering		
LBR Filter Bit Name	Bit Description	bit
CPL_EQ_0	Exclude ring 0	0
CPL_NEQ_0	Exclude ring3	1
JCC	Exclude taken conditional branches	2
NEAR_REL_CALL	Exclude near relative calls	3
NEAR_INDIRECT_CALL	Exclude near indirect calls	4
NEAR_RET	Exclude near returns	5
NEAR_INDIRECT_JMP	Exclude near unconditional near branches	6
NEAR_REL_JMP	Exclude near unconditional relative branches	7
FAR_BRANCH	Exclude far branches	8
		(inte

