

CALL FOR PAPERS



The 6th INTERNATIONAL WORKSHOP on UNIQUE CHIPS and SYSTEMS

To be held in conjunction with MICRO-43

December 4, 2010 Atlanta, GA, USA

Organizers:

Byeong Kil Lee, *University of Texas at San Antonio* Dhireesha Kudithipudi, *Rochester Institute of Technology* Tor Aamodt, *University of British Columbia*

Program Committee:

Rajeev Balasubramonian, University of Utah Pradip Bose, IBM TJ Watson Chen-Yong Cher, IBM TJ Watson Young Kyu Choi, KUT Jeanine Cook, New Mexico State University Manoj Franklin, University of Maryland Jie Han, University of Alberta Jaehyuk Huh, KAIST Ali Irturk, University of California San Diego Hans Jacobson, IBM TJ Watson Tejas Karkhanis, IBM TJ Watson Omer Khan, MIT Shigeru Kusakabe, Kyushu University Jeffrey Kuskin, D.E. Shaw Research Rabi Mahapatra, Texas A&M University, College Station Saraju Mohanty, Univ. of North Texas Mike O'Connor, AMD Research Mark Oskin, University of Washington Sanghamitra Roy, Utah State University Karu Sankaralingam, University of Wisconsin Resit Sendag, University of Rhode Island Michael Shebanow, NVIDIA Lei Wang, Univ. of Connecticut

This workshop looks forward to bring together unique research in all areas of chip and system design. We are looking forward to assembling a program with unique technologies, circuits and architectures that your academic or industry team is working on.

UCAS-6 will have:

-Regular sessions (2 subcategories: computer architecture and VLSI) -WIP (Work in Progress) session

Subcategories	Topics of interest include but not limited to unique aspects of:
I. Computer Architecture	 Massively parallel architectures Multithreaded architectures Fine-grain parallel architectures Gigascale Systems Software Systems Grid computing Mobile Cloud Computing GPU / GPGPU Performance Evaluation and Workload Characterization Pervasive Computing Low Power Software and Architectures Bioinformatics Visualization Biometrics / Biomedical VLSI Systems Nanoelectronics Integrated Security Systems Many-core architectures Multimedia and Mobile processors Unique technologies (quantum well, optoelectronic, biologically inspired circuits/systems, etc.) Low Power Systems Process Variation Tolerant Design
II. VLSI design	
WIP (Work in Progress) session	The Work in Progress session is devoted to the presentation of new and on-going research in computer architecture and VLSI design. The primary purpose of the WIP session is to provide researchers with an opportunity to discuss their evolving ideas and get feedback in the workshop.

Important Dates:

Paper Submission: Notification of Acceptance: Final Version Due: October ber 3, 2010 October 22, 2010 November 5, 2010 Submission Guideline: Prospective authors are invited to submit papers in standard IEEE two-column format:

-Regular sessions: *not exceeding 8 pages (6~8 pages)* -WIP (work-in-progress) session: *4 pages*

For more information, visit the UCAS website at:

http://www.ispass.org/ucas6/